



# CMS pixel detector upgrade



**Valeria Radicci**  
**University of Kansas**

- LHC machine upgrade and implications for the CMS tracking system
- Inefficiencies of the present CMS pixel detector for LHC upgrade
- Status of the R&D activities at PSI
- Possible scenarios for the intermediate detector upgrade
- Conclusions



# Motivation for an LHC Luminosity Upgrade




- LHC accelerator will provide p-p interactions at an energy of 14TeV and a peak luminosity of  $10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ ,  $\sim 100 \text{ fb}^{-1}/\text{year}$ .
- after a few of years of running at design luminosity whatever new physics is observed, its understanding will require higher statistics and higher energies.
- LHC upgrade is foreseen
- No other facility in the world can achieve this in a foreseeable future.

## European Strategy for Particle Physics:

“... A subsequent major luminosity up-grade (SLHC), motivated by physics results and operation experience, will be enabled by focused R&D; to this end, R&D for machine and detectors has to be vigorously pursued now and centrally organized towards a luminosity up-grade by around 2015.”



# LHC Luminosity Upgrade plan



J. Nash - CMS Upgrades CERN 21 May 2008

## Nominal Peak Luminosity:

- 2009 → 2013  
 $L_{\text{PEAK}} = 1 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
- Phase 1 (Intermediate upgrade)  
 $L_{\text{PEAK}} = 2 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
- Phase 2 (SLHC)  
 $L_{\text{PEAK}} = 8 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$


## Beam luminosity →

- Occupancy of the read out electronics
- Radiation damage of the components

LHC detectors were not defined for SLHC luminosity!



# LHC Luminosity Upgrade plan



**Full luminosity**    LHC ~20 interactions/bx

SLHC 300-400 interactions/bx

**Occupancy (read out electronic)**    **Inner pixel layer:** already close to the limit (i.e. data loss ~4%)


**Inner pixel layer:** new readout chip

**Radiation damage on sensors**    **Inner pixel layer:** needs replacement every two years

**Tracker:** will become inefficient. New design!



# A more realistic scenario



2009

2013


J. Nash - CMS Upgrades CERN 21 May 2008

**For Phase 1:** replace the sensors and may upgrade the chip

**For Phase 2:** the whole pixel detector will require upgrading

**For both Phases boundary conditions:**

- achieve similar performance
- no increase (ev. reduce) the material budget
- all existing services must be reused (cables, fibres, cooling)






# Tracker barrel strawman designs for Phase 2



A. Tricomi CMS SLHC Upgrade Workshop, 21 May, 2008



## Strawman A Geometry:

*Perturbation of current tracking system*

4 Inner pixel layers, 2 strixel + 2 short strip layers (TIB), 2-strixel + 4 short strip layers (TOB)

Strixel 1,2 (TIB) 100 $\mu$ m x 600 $\mu$ m strixel size

Strixel 3,4 (TOB) 100 $\mu$ m x 1200 $\mu$ m strixel size

## Strawman B Geometry:

*Design radically different from current tracker:*


3 Inner Pixel layers, Short strips

Super-layers, each with two doublet layers (integrated tracking/ triggering layers);





# Silicon Sensor Limitations



$r > 50 \text{ cm}$ :

→ **mainly neutrons:**

→ Cheap p+ on n

$20 \text{ cm} < r < 50 \text{ cm}$ :

→ performance **limited by space charge:**

→ **Collect  $\text{e}^-$**  (n+/n or n+/p)

→ CAN be improved by **MCz**, **DOFZ** material.

$8 \text{ cm} < r < 20 \text{ cm}$ :

→ performance **limited by trapping:**

→ **Collect  $\text{e}^-$**  (n+/n or n+/p)

→ NOT improved by material (Mcz, DOFZ...)

$4 \text{ cm} < r < 8 \text{ cm}$ :


→ Present **limit of readout** 6000e- (new chip design)

→ frequent replacement or new solutions.



# Data loss mechanism

High rate tests and simulation of the Pixel ROC have shown inefficiency of the data transfer mainly due to *buffer limitation* and the *dead time* of the ROC read out while transferring data to the TBM.



For Luminosity:  $1 \times 10^{34} \text{ cm}^{-2} \text{ sec}^{-1}$

Radii = 11 cm / 7 cm / 4 cm layer

Total data loss @ L1A = 100kHz

- 0.8%
- 1.2%
- 3.8%

This is suitable for LHC, improvements needed for inner layers for SLHC

Possible solutions:



- **Doubling the buffer size**
- and/or redesign TBM for **parallel ROC readout**

- (R. Horisberger, SLHC meeting at CERN 21/05/08)





# Material budget contributions





## White: Barrel and Forward

- Silicon sensors
- C-fibre mechanical structure
- Cooling pipes

## Magenta: Supply tube

- Very complex, expensive PCB endflange prints with  $\sim 800$  plugs!
- High density kapton signal cables
- DOH - AOH + PCB mother board

## Green: Electronics



Pixel08, FNAL 22-26 september 2008



# Sensor R&D for High Doses



## Actual CMS Barrel Pixel Sensor design:



- n+ on n substrate
- 150x100 $\mu$ m pixel
- distance between pixel implants 20 $\mu$ m (Gap)
- DOFZ (standard FZ material enriched with oxygen on wafer)
- inter-pixel isolation moderated p spray
- bef. irra. junction and guard ring on back side
- aft. inversion junction on the pixel side

## R&D plan:

(I) try to determine the ultimate limit of the **detection efficiency and loss of the signal charge by trapping**

(II) Investigate slightly modified sensor geometry  
(Gap = 20, 30 $\mu$ m) with **capacitance measurements**

(III) Characterization of n+ on p, DOFz and Mcz before and after irradiation.





# Sensor R&D for High Doses



## Last irradiation campaign of CMS barrel pixel sensor during 2007:


- 24GeV protons at CERN
  - 4 fluences up to  $5.1 \times 10^{15}$  neq/cm<sup>2</sup>
  - 33 samples (Gap20 and Gap30)
- 300MeV pions at PSI
  - 3 fluences up to  $6.2 \times 10^{14}$  neq/cm<sup>2</sup>
  - 14 samples (Gap20 and Gap30)

## Charge Collection Efficiency Measurement:

Sr90 source

Cold box  $\sim -10^{\circ}\text{C}$

### CCE Set Up @ PSI




PIRE students at PSI and T. Rohe



# Sensor R&D for High Doses



- ROC calibration and charge measurement without any problem **up to  $1.1 \times 10^{15}$  neq/cm<sup>2</sup>**
- @  $1.1 \times 10^{15}$  neq/cm<sup>2</sup> @ T=10°C
  - **Charge > 10000 e<sup>-</sup> (CCE~50%)**
  - **$V_{\text{dep}} \sim 450\text{V}$**
- @ the last two fluences the calibration of the ROC settings gave problems (standard procedure optimized for unirradiated chip): further investigation



10000e<sup>-</sup> is still fine **but** operating with  $V_{\text{dep}} = 450\text{V}$


- no benefit charge sharing (single pixel clusters)
- degradation in spatial resolution






# Idea for saving the material budget at high eta

## Existing System in CMS Pixel Detector



## New Concept

Beat Meier, PSI. TWEPP Conference September 2008



(I) Study the electrical cable properties

(II) Expand the squared blocks



# Idea for saving the material budget at high eta



Optimize the communication link between the detector and the optical system using a long cable for the transmission of analog/digital signals

- AOHs, DOHs, Mother boards, PLL... further back
  - without impedance breaks (no end flange print)
  - remove kapton cable: expensive, length < 40cm, can only bend one plane

Further Requirements:

- minimal material budget → **micro twisted pair (unshielded)**
- minimal power consumption and noise → **differential signal**
- Minimal number of cables → **serial data link**
- 160 or 320 Mbit/s (4x or 8x LHC clock)
- Up to 2 m cable length




**Soulution:** (B.Meier and R. Horisberger):

$\mu$ -twisted pair cable of  $d=125\mu$  m of **Copper Cladded Aluminum (CCA)**. Ordered 9Km from **Elektrisola (CH)**.



# Test Chip layout



## Design of a first test chip

(by B. Meier and PSI Chip Design Core Team)


- Size: 2 x 2 mm
- Technology: 250 nm CMOS IBM
- radiation hardness design
- design time was 4 weeks  
CERN MPW submitted in April 2008  
- Delivered end of July
- Basic components implemented:

**Differential drivers**  
**Differential receivers**  
**PLL**  
**ADC**





# Test System



## R&D plan:

### (I) Cable characterization:

- impedance
- signal loss
- signal quality
- bit error rate
- cross talk
- high frequency transmission


### (II) New digital protocol implementation:

- test PLL clock recovery
- test PLL clock multiplier
- test of the ADC
- implement the protocol

Beat Meier, PSI TWEPP Conference September 2008



# Cable characterization





Impedance  $29 \pm 2$  ohms  
power loss 2m cable 50%

- ATLC simulation to determine the impedance variation vs the distance between the cables →

1.3 Ohms per 1  $\mu\text{m}$  distance variation

- SPICE simulation to determine the parasitic effects of the set up.



PIRE students at PSI and B.Meier





# Scenarios for the intermediate upgrade



	<u>Option</u>	<u>Layer/Radii</u>	<u>Modules</u>	<u>Cooling</u>	<u>Pixel ROC</u>	<u>Readout</u>	<u>Power</u>
as 2008	0	4, 7, 11cm	768	C <sub>6</sub> F <sub>14</sub>	PS46 as now	analog 40MHz	as now
	1	4, 7, 11cm	768	C <sub>6</sub> F <sub>14</sub>	2x buffers	analog 40MHz	as now
	2	4, 7, 11cm	768	CO <sub>2</sub>	2x buffers	analog 40MHz	as now
	3	4, 7, 11cm	768	CO <sub>2</sub>	2x buffers	analog 40MHz μ -tw-pairs	as now
	4	4, 7, 11cm	768	CO <sub>2</sub>	2xbuffer, ADC 160MHz serial	digital 320MHz μ -tw-pairs	as now
	5	4, 7, 11, 16cm	1428	CO <sub>2</sub>	2xbuffer, ADC 160MHz serial	digital 640 MHz μ -tw-pairs	DC-DC new PS

- (R. Horisberger, SLHC meeting at CERN 21/05/08)



# Conclusions:



- We have to replace pixel for phase 1 using the existing services :
  - Option 0: No change:
    - inefficiency problem at 4cm
  - Option 1: Double the buffer size:
    - is possible with the present module mechanics
    - no R&D needed but careful verifications
  - Option 3:  $\mu$ -tw-pair cable and Analog signal, 40MHz
    - no change in the TBM and the ROC
    - important reduction of the material budget
  - Option 4:  $\mu$ -tw-pair cable and digital read out @ 320MHz
    - ROC and TBM modifications
    - New digital protocol implementation



# backup






# Data loss possible solutions

Present system: 12 timestamp buffers, 32 data buffers

For 2013 upgrade: **Improve rate capability:**



(1) doubling the buffer size (24/64)

- 0.25mm technology just possible

- No R&D but carefully verification with high rate test beam


new ROC size

4mm


(2) redesign only TBM for parallel ROC readout

■ R. Horisberger

Present TBM Read Out Scheme



Future TBM Read Out Scheme



[Kästli]

New module would be fully compatible with present system





# Scenarios for the intermediate upgrade



## BPIX Option 0:

Replace the current pixel system with identical pixel modules.

Detector designed in 1997 for Luminosity of  $1 \times 10^{34}$  will develop substantial inefficiency for 4cm layer at  $2 \times 10^{34} \rightarrow$  Data Loss

## BPIX Option 1:

Same Option 0 and Double the read out buffer size.

Current material budget is acceptable in eta region 0 but could be improved, especially in eta region 1.4-2.3

## BPIX Option 3 or 4:

CO<sub>2</sub> cooling,  
high speed link with  $\mu$ tw pairs cable